



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

11·A

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/800,013	03/15/2004	Hiroshi Tobisaka	FEC 121	6811
23995	7590	12/13/2007		
RABIN & Berdo, PC 1101 14TH STREET, NW SUITE 500 WASHINGTON, DC 20005			EXAMINER LEJA, RONALD W	
			ART UNIT 2836	PAPER NUMBER
			MAIL DATE 12/13/2007	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

**Office Action Summary**

Application No.

10/800,013

Applicant(s)

TOBISAKA ET AL.

Examiner

Ronald W. Leja

Art Unit

2836

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on RCE and Amendment of 11/28/2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 3/29/2007 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kouno et al. (6,365,932).

Kouno et al. disclose a semiconductor device wherein a surge absorption element/diode (D1) is in parallel with a transistor (Q1) (see Fig. 5) for bypassing the transistor during a surge condition. Figure 91 shows the vertical diode (D1). The surge absorption element is disclosed as having less sheet resistivity than the prior art and is designed to have high breakdown voltage and low turn-on resistance. In the "Summary" it is disclosed that the design can be a lateral MOSFET transistor and parallel bypass diode (for Claim 6). The "Background" recites that use of zener diode for the surge absorption element is known (for Claim 6). In the "Summary", the Reference discloses that the breakdown of the MOSFET is about 120 volts and the

Art Unit: 2836

breakdown for the diode is about 70 volts (for Claims 2-4). Kouno et al. do not appear to specifically recite that absorber/diode resistance during breakdown operation of the absorber/diode (D1) is smaller than a resistance of the transistor during breakdown operation of the transistor or that secondary breakdown current of the absorber element/diode is larger than secondary breakdown current of the transistor. However from the general teachings of the Reference and from the various characteristics pointed out above, it is the opinion of the Examiner that it would have been obvious to have the resistance of the absorption element/diode, while it is in breakdown operation, to be smaller than the resistance of the transistor when the transistor is in breakdown operation, since the surge protection (surge absorption) is for protecting the transistor, and hence, one would want the diode to turn-On before any chance that the transistor might be biased ON. This also applies to the limitation found in Claim 7, wherein the breakdown voltage of the absorber/diode is smaller than that of the transistor. One would want the protection to turn-ON before any chance that the transistor might be biased ON, therefore, delivering the intended protection. This then further leads to the fact, that it would have been obvious to have the secondary breakdown current larger in the absorption element than that of the transistor (for Claims 1 and 7) and larger than the surge current (for Claim 5), as the absorption element is intended to protect the transistor, and therefore, one would not want it to enter into thermal runaway sooner; this would effectively diminish the level of protection being offered to the transistor and one would want this level to be higher than any anticipated surge current so the intended protection is afforded. As far as Claim 7, Figure 5 illustrates the parallel transistor and surge absorption element within an IC; one external terminal is shown. However, Figure 91 illustrates the

Art Unit: 2836

combined surge absorption element/diode and transistor wherein more than one terminal is illustrated. Further for Claim 7, with the discussion above related to the resistances between the diode and transistor, it would have been obvious to have the secondary breakdown voltage of the diode smaller than the secondary breakdown voltage of the transistor as a means to ensure that the transistor would not enter a thermal run-away situation, because one would not design the protection wherein the diode would enter thermal runaway for the anticipated surges in the application of the chip, and the transistor would have even a higher secondary breakdown voltage. As far as the limitations added by Claims 8-12, these are considered obvious as optimization of design parameters. Offering a broad range in resistivity and occupying substantially only the room needed to fabricate the components would allow for increased applications dependent upon resistivity of the chip and more space on the chip for other components. For Claim 12 and those related limitations in Claim 1, Figure 91 illustrates the diode and in Column 39, lines 6-56 and Column 40, lines 33-44, there is discussed junction depth, impurity concentration and cell sizing affecting surge rating and that the resistivity of the diode to be less so that the parasitic transistor does not turn On, thereby affecting surge rating. Figure 91 shows the substrate (701) and the chip having a terminal on the top (S) and a terminal on the bottom (D); this clearly indicates that the substrate and its properties will affect overall performance. Therefore, one having ordinary skill in the art would have taken these parameters into account when designing the desired surge performance characteristics of the chip, thereby leading to a well performing product.

Applicant's arguments filed 11/28/2007 have been fully considered but they are not persuasive. In addressing Applicant's arguments drawn to the vertical diode,

Art Unit: 2836


as discussed above, Kouno et al. illustrate and discuss a vertical diode and junction depth as well as impurity concentration. Applicant argues that one of ordinary skill would not have considered the resistance of the surge absorption element/diode, while it is in breakdown operation, to be smaller than the resistance of the transistor when the transistor is in breakdown operation. However, such resistance values affect current and voltage thresholds for each device (diode and transistor), and as such, one of ordinary skill would be very aware of these values and would design them so as to ensure the diode protected the transistor and with no penalty in cell size, as suggested by Kouno et al.. Therefore relationships between the diode and transistor, such as secondary breakdown currents and resistivity of the substrate, would have been obvious to one having ordinary skill in the art and some are clearly suggested by Kuono et al. so that the diode protects the transistor from surges without increasing chip size.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ronald W. Leja whose telephone number is (571)272-2053. The examiner can normally be reached on Monday thru Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Sherry can be reached on (571)272-2800. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2836

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

  
Ronald W. Leja  
Primary Examiner  
Art Unit 2836

12/8/07

rwl  
December 8, 2007